

Please type a plus sign (+) inside this box [+]

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

jc525 U.S. PTO
09/404923

09/24/99

UTILITY PATENT APPLICATION TRANSMITTAL (Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 02282.P034 Total Pages 2

First Named Inventor or Application Identifier Douezy et al.

Express Mail Label No. EL414969189US

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, D. C. 20231

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1. X Fee Transmittal Form
(Submit an original, and a duplicate for fee processing)
2. X Specification (Total Pages 15)
(preferred arrangement set forth below)
 - Descriptive Title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claims
 - Abstract of the Disclosure
3. X Drawings(s) (35 USC 113) (Total Sheets 4)
4. X Oath or Declaration (Total Pages 3)
 - a. X Newly Executed (Original or Copy)
 - b. Copy from a Prior Application (37 CFR 1.63(d))
(for Continuation/Divisional with Box 17 completed) (**Note Box 5 below**)
 - i. **DELETIONS OF INVENTOR(S)** Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
5. Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)
 - a. Computer Readable Copy
 - b. Paper Copy (identical to computer copy)
 - c. Statement verifying identity of above copies

[illegible]

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:
☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP)
of prior application No: _____

_____ Customer Number or Bar Code Label

 _____ or _____

☒ Correspondence Address Below

12/01/97

Patent

UNITED STATES PATENT APPLICATION

FOR

CLOCK GENERATION AND DISTRIBUTION IN AN EMULATION SYSTEM

Inventors:

François Douezy
Frédéric Reblewski
Jean Barbier

PREPARED BY:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, LLP
12400 WILSHIRE BOULEVARD
SEVENTH FLOOR
LOS ANGELES, CA 90025-1026

(503) 684-6200

Express Mail No: EL414969189US

"Express Mail" mailing label number EL-414969189US
Date of Deposit September 27, 1999
I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Address Only" office on the date indicated above and that this paper or fee has been addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231
[Signature] 9.24.99
Signature Date

CLOCK GENERATION AND DISTRIBUTION
IN AN EMULATION SYSTEM

FIELD OF THE INVENTION

The present invention relates to emulation systems, and more particularly, the
5 present invention relates to generation and distribution of multiple synchronized clock
signals in an emulation system.

BACKGROUND OF THE INVENTION

Prior art clock generation and distribution schemes for emulation systems
typically include a base clock signal, circuitry for frequency multiplying or frequency
10 dividing the base clock signal to generate derived clock signals and circuitry for
distributing the derived clock signals. The derived clock signals are typically related to
the base clock signal by powers of two. For example, the base clock signal may be
frequency divided by two and frequency multiplied by two in order to provide three
synchronized clock signals having different frequencies. To generate these derived clock
15 signals, dedicated circuitry is provided to generate each derived clock signal. Additional
or different clock signals require additional or different circuitry.

Thus, prior art clock generation and distribution schemes are rigid with respect to
the number of derived clock signals provided and the relationship of the derived clock
signals to the base clock signal. In particular, prior art clock generation and distribution
20 schemes are unworkable for emulation systems that employ many clocks.

When providing multiple clock signals derived from a single base clock signal,
the emulation system typically starts, stops and resumes the base clock signal to start, stop
and resume emulation. However, derived clock signals may not be in phase with the base
clock signal. When the derived clock signals are not in phase with the base clock signal
25 and emulation is stopped, emulation stops with respect to a rising or falling edge of the
base clock signal. However, in clock domains operating on derived clock signals

emulation continues until a subsequent derived clock edge. When emulation is resumed, the base clock signal resumes where stopped, however, because the derived clock signals may not be stopped at the same point in time as the base clock signals because the derived clock signals may be out of phase with respect to the base clock signal, the derived clock signals may not resume at the point where emulation was stopped. Therefore, these prior art clock distribution schemes may not provide fully functional start, stop and resume functionality for emulation.

Therefore, what is needed is a clock generation and distribution method and apparatus that allows generation of derived clock signals without specific circuitry for each derived clock frequency that allows derived clock signals to resume where stopped whether or not the derived clock signal is in phase with the base clock signal.

SUMMARY OF THE INVENTION

A method and apparatus for generating one or more derived clock signals is disclosed. In one embodiment, several derived clock signals are generated from a look up table. A counter circuit counts base clock cycles and provides an index to the look up
5 table. Emulation can be stopped by stopping the base clock signal, which stops the derived clock signals at a stopping point in the respective derived clock cycles. The derived clock signals do not continue to a subsequent transition before stopping. Emulation is resumed by resuming the base clock signal, which causes the derived clock signals to resume at the stopping point in the respective derived clock signal cycle.

10 Derived clock signals can be resumed where stopped whether at an edge or not to continue emulation thus providing more precise emulation. Look up tables also increase ease of synchronization between derived clock signals over the prior art because multiple derived clock signals are generated in parallel by similar circuitry that result in approximately the same delay for each derived clock signal and transients or irregularities
15 that occur in the base clock signal are passed to the derived clock signals. Thus, if distribution networks are designed to reduce or eliminate clock skew, the derived clock signals maintain the desired phase relationships.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings in which like reference numerals refer to similar elements.

5 **Figure 1** is one embodiment of timing generation circuitry for generating derived clock signals according to the present invention.

Figure 2 is one embodiment of timing generation circuitry for generating derived clock signals having a selection circuit according to the present invention.

10 **Figure 3** is one embodiment of look up table entries and corresponding derived clock signals according to the present invention.

Figure 4 is one embodiment of an emulation system in which the present invention may be implemented.

DETAILED DESCRIPTION

A method and apparatus for clock generation and distribution in an emulation system is described. In the following description, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known structures and devices are shown in block diagram form in order to avoid obscuring the present invention.

Briefly, the present invention provides a method and apparatus for generating one or more derived clock signals with a circuit having a look up table. A counter circuit counts base clock cycles and provides an index into the look up table. In one embodiment, a frequency divider circuit can be used between the counter circuit and a base clock signal to provide an intermediate clock signal with a frequency that is less than the frequency of the base clock signal.

By generating derived clock signals with circuits having look up tables, the derived clock frequencies and duty cycles may be modified by changing the entries in the look up table rather than changing the hardware that provides the derived clock signals as in the prior art thus providing greater flexibility. Additionally, derived clock signals may be resumed where stopped whether at an edge or not to continue emulation thus providing more precise emulation. Look up tables also increase ease of synchronization between derived clock signals over the prior art because multiple derived clock signals are generated in parallel by similar circuitry that result in approximately the same delay for each derived clock signal and transients or irregularities that occur in the base clock signal are passed to the derived clock signal(s).

In one embodiment, a selection circuit is provided to select between the base clock signal and an external clock signal. The external clock signal can be, for example, a derived clock signal from another circuit, an alternative base clock signal, or any other

timing signal. The selection circuit can also include a frequency multiplier to multiply the external clock signal.

Overview of Clock Generation Circuitry

Figure 1 is one embodiment of clock generation circuitry according to the present invention. Derived clock generation circuit 150 receives a base clock signal from base clock generation circuit 100 to generate a derived clock signal. Base clock generation circuit 100 may be a high frequency oscillator, such as a crystal, or any type of circuit that generates a clock signal with the desired frequency.

Derived clock generation circuit 150 generally comprises frequency divider circuit 152, counter circuit 154, and look up table 156. Frequency divider circuit 152 receives a clock signal from base clock generation circuit 100 or other source and generates a lower frequency signal as an output. Frequency divider circuit 152 may be any frequency divider circuit known in the art, or any other type of circuit that provides a frequency division function on the base clock signal received. Alternatively, frequency divider circuit 152 can be replaced by a frequency multiplier circuit to produce a higher frequency clock signal.

Counter circuit 154 receives the output of frequency divider circuit 152 and counts cycles of the clock signal output by frequency divider circuit 152. For example, counter circuit 154 may be a 3-bit counter that counts from 0 to 7. Of course, counter circuit 154 may be a different counter circuit, such as a 2-bit, 4-bit, etc. counter, or any other type of counter circuit.

Look up table 156 receives the output of counter circuit 154, which is used to index entries stored in look up table 156. In one embodiment, look up table 156 comprises asynchronous memory. Any memory configuration that provides look up table functionality can be used. In an embodiment with a 3-bit counter, look up table 156 has eight entries, each of which store an output signal level. The output of look up table 156

is one or more derived clock signals. In an embodiment, with a 3-bit counter and eight entries, look up table 156 sequentially and cyclically outputs the entries stored therein.

Figure 2 is one embodiment of clock generation circuitry including selection circuitry according to the present invention. The circuitry of Figure 2 is the same as the circuitry of Figure 1 with the addition of multiplexor 210 and frequency multiplier 220. Multiplexor 210 allows for the selection of external clock signals other than the base clock signal to provide input to derived clock generation circuit 150.

Select signals (not shown in Figure 2) provided to multiplexor 210 can be generated by a central control circuit that provides select signals to multiple multiplexors. Select signals can also be provided by a derived clock generation circuit that is providing an external clock signal to multiplexor 210. Any manner of generating appropriate control signals known in the art may be used.

By providing the ability to select from multiple clock signals for driving derived clock generation circuit 150, the present invention provides greater flexibility for generating derived clock signals then would otherwise be possible.

In one embodiment, frequency multiplier 220 is coupled between an external clock signal and multiplexor 210. Frequency multiplier 220 multiplies the external clock signal by the appropriate factor to compensate for frequency divider circuit 152 and look up table 156 such that one or more of the derived clock signals has a frequency equal to the external clock signal. By multiplying the external clock signals, the circuitry in derived clock generation circuit 150 may be shared by the external clock signal and the base clock signal. However, transients in the external clock signal are passed through derived clock generation circuit 150 to the output signal. This provides the proper relationship between the external clock signal and the derived clock signals regardless of inconsistencies and/or transients in the external clock signal or the base clock signal, and the ability to start, stop and resume the derived clock signal at points in addition to clock edges.

Figure 3 is one embodiment of look up table entries and corresponding derived clock signals according to the present invention. Figure 3 includes four examples of look up table entries in an eight-entry table and corresponding derived clock signals. It is important to note, however, that any size of look up table may be used and any number of derived clock signal may be generated according to the present invention. In one embodiment, the look up table entries of Figure 3 are stored in a single look up table; however, multiple look up tables can be used.

Look up table entries 300 correspond to entries in a look up table, such as look up table 156 (shown in Figure 1). The INDEX entry is the index or address corresponding to a signal level entry. In one embodiment, eight INDEX values labeled 0 through 7 are included in a look up table. Of course, any number of INDEX values may be used. Look up table entries 300 also include CLOCK_1 entries that indicate signal levels for a derived clock signal for each corresponding INDEX value. In one embodiment, a logical 0 corresponds to a low voltage (e.g., 0 V to 0.7 V) and a logical 1 corresponds to a high voltage (e.g., 3 V to 5V). However, alternative entries and voltage levels may also be used.

The INDEX entries correspond to input signals received from counter circuit 154 (shown in Figure 1). As counter circuit 154 counts from 0 to 7 repeatedly, corresponding signal levels are output. Signal 305 corresponds to look up table entries 300. As the input to the look up table changes, the output from the look up table alternates between a high level and a low level. In this embodiment, the output of the look up table matches the output of the frequency divider circuit in the derived clock generation circuit with the look up table.

Look up table entries 310 generate clock signal 315 with a frequency that is one-half of the frequency of look up table entries 300. An output level (CLOCK_2) is maintained for two consecutive inputs to the look up table.

Look up table entries 320 generate clock signal 325 with the same frequency as clock signal 315 with a different duty cycle. Clock signal 325 is low for three counts from the counter circuit and high for one count. Look up table entries 330 generate clock signal 335 with a frequency that is one-half of the frequency of clock signal 315.

5 Emulation may be stopped, for example, at time t_2 , which is a rising edge of CLOCK_1 corresponding to the transition between INDEX values 4 and 5. However, t_2 does not correspond to an edge for the other clock signals of Figure 3. For prior art emulation systems to stop at t_2 , emulation typically continues until the first edge subsequent to t_2 . Thus, the clock domains corresponding to CLOCK_2, CLOCK_3, and
10 CLOCK_4 may not stop at t_2 . For example, CLOCK_2, CLOCK_3, CLOCK_4 stops between t_2 and t_3 . When emulation resumes in the prior art, the stopped clock signals resume from the point at which the clock cycles stopped.

In contrast to the prior art, the present invention allows CLOCK_2, CLOCK_3 and CLOCK_4 to stop and resume at t_2 because look up tables are used to generate clock
15 signals. To stop at t_2 , INDEX values input to look up tables 300, 310, 320 and 330 are stopped at 4. Each clock signal is stopped at that point and does not proceed to the subsequent transition. To resume the clock signals at t_2 , the INDEX values are incremented to 5 and proceed according to desired emulation sequencing.

Overview of an Emulation System Using Derived Clock Signals

20 **Figure 4** is one embodiment of an emulation system in which the present invention may be implemented. Emulation system 40 generally comprises multiple emulation boards interconnected by a bus or other device. Emulation system 40 also includes a timing generation circuit that provides clock signals to other components of emulation system 40.

25 Emulation system 40 includes multiple emulation boards, such as emulation boards 410 and 420. Emulation boards allow emulation system 40 to emulate hardware designs for testing and debugging purposes. In one embodiment, each emulation board

includes multiple programmable devices (not shown in Figure 4), such as field programmable gate array (FPGA) devices. Emulation boards are interconnected by bus 400. Alternatively, bus 400 may be replaced by a different device that provides interconnection between multiple boards, such as backplanes and interconnecting boards.

5 Timing generation circuit 450 is also coupled to bus 400. Timing generation circuit 450 provides one or more clock signals to components of emulation system 40. In one embodiment, timing generation circuit 450 comprises eight circuits for generating derived clock signals. Of course, any number of clock signals may be generated by timing generation circuit 450. In one embodiment, timing generation circuit 450 includes
10 derived clock generation circuitry, such as the circuitry discussed above with respect to Figures 2 and 3.

One advantage of generating derived clock signals according to the present invention is that distributed clock signals do not have a phase shift introduced as a result of using multiple clock generation circuits. Thus, if clock distribution paths are designed
15 to reduce or eliminate skew, the derived clock signals remain in phase, which improves emulation as compared to the prior art.

In the foregoing specification, the invention has been described with reference to specific embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the
20 invention. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

CLAIMS

What is claimed is:

1 1. A method for clock generation and distribution in an emulation system
2 comprising:
3 generating a derived clock signal from a look up table, wherein an index to the
4 look up table is generated by counting cycles of a base clock signal;
5 stopping emulation by stopping the base clock signal, wherein the index to the
6 look up table is stopped at a stopping point in the derived clock cycle and the derived
7 clock signal does not continue to a subsequent transition before stopping; and
8 resuming emulation by resuming the base clock signal, wherein the derived clock
9 signal is resumed at the stopping point in the derived clock signal cycle.

1 2. The method of claim 1, wherein the step of generating a derived clock
2 signal further comprises:
3 accessing an entry in a look up table having an address corresponding to the
4 number of intermediate clock signals that have been counted; and
5 outputting a signal level in response to the entry accessed.

1 3. An emulation system comprising:
2 a plurality of emulation boards each having hardware to emulate one or more
3 circuit designs;
4 means for interconnecting the plurality of emulation boards;
5 a clock generation circuit comprising
6 a base clock generation circuit that generates a base clock signal of a first
7 frequency, and
8 a derived clock generation circuit having

9 a frequency divider circuit coupled to receive the base clock signal,
10 a counter circuit coupled to receive an output of the frequency
11 divider circuit, and
12 a look up table coupled to receive an output of the counter circuit,
13 wherein the output of the counter circuit is used to index entries in the
14 look up table, and further wherein the entries in the look up table indicate
15 a signal level for a derived clock signal generated by the clock generation
16 circuitry.

1 4. The emulation system of claim 3, further comprising a plurality of clock
2 generation circuits coupled in parallel to generate a plurality of derived clock signals.

1 5. The emulation system of claim 4, wherein the plurality of clock generation
2 circuits each further comprise a selection circuit comprising a multiplexor coupled to
3 receive the base clock signal and to receive an external clock signal from an external
4 source, the multiplexor having an output coupled to the frequency divider circuit, wherein
5 a select input of the multiplexor is provided by the external source.

1 6. The emulation system of claim 5, wherein the plurality of clock generation
2 circuits each further comprise a frequency multiplier circuit that multiplies the external
3 clock signal and provides a multiplied external clock signal to the multiplexor.

1 7. The emulation system of claim 3, wherein the clock signal is distributed to
2 the plurality of emulation boards.

1 8. An apparatus for generating clock signals in an emulation system
2 comprising:

3 means for generating a derived clock signal from a look up table, wherein an
4 index to the look up table is generated by counting cycles of a base clock signal;
5 means for stopping emulation by stopping the base clock signal, wherein the index
6 to the look up table is stopped at a stopping point in the derived clock cycle and the
7 derived clock signal does not continue to a subsequent transition before stopping; and
8 means for resuming emulation by resuming the base clock signal, wherein the
9 derived clock signal is resumed at the stopping point in the derived clock signal cycle.

1 9. The apparatus of claim 8, wherein the means for generating a derived
2 clock signal further comprises:

3 means for accessing an entry in a look up table having an address corresponding
4 to the number of intermediate clock signals that have been counted; and
5 means for outputting a signal level in response to the entry accessed.

ABSTRACT

A method and apparatus for clock generation and distribution in an emulation system is described. The present invention provides a method and apparatus for generating a derived clock signal with a circuit having a look up table. A counter circuit
5 counts clock cycles and provides an index into the look up table. A frequency divider circuit may be used between the counter circuit and a base clock signal to provide an intermediate clock signal with a frequency that is less than the frequency of the base clock signal. In one embodiment, a selection circuit is provided to select between the base clock signal and an external clock signal.

EP 1 414 969 B1




Fig. 1




Fig. 2

Fig. 3



INDEX	0	1	2	3	4	5	6	7
CLOCK-1	0	1	0	1	0	1	0	1
CLOCK-2	0	0	1	1	0	0	1	1
CLOCK-3	0	0	0	1	0	0	0	1
CLOCK-4	0	0	0	0	1	1	1	1

-300

-310

-320

-330



40 →

EMULATED SECTION




Fig. 4

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

CLOCK GENERATION AND DISTRIBUTION IN AN EMULATION SYSTEM

the specification of which

X is attached hereto.
 was filed on _____ as
 United States Application Number _____
 or PCT International Application Number _____
 and was amended on _____
 (if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

<u>Prior Foreign Application(s)</u>			<u>Priority Claimed</u>	
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
_____	_____	_____	Yes	No
_____	_____	_____	Yes	No
_____	_____	_____	Yes	No

I hereby claim the benefit under title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below

(Application Number)	Filing Date
(Application Number)	Filing Date

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Number)	Filing Date	(Status -- patented, pending, abandoned)
(Application Number)	Filing Date	(Status -- patented, pending, abandoned)

I hereby appoint Farzad E. Amini, Reg. No. P42,261; Aloysius T. C. AuYeung, Reg. No. 35,432; Amy M. Armstrong, Reg. No. 42,265; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bemadico, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Kent M. Chen, Reg. No. 39,630; Lawrence M. Cho, Reg. No. 39,942; Yong S. Choi, Reg. No. P43,324; Thomas M. Coester, Reg. No. 39,637; Roland B. Cortes, Reg. No. 39,152; Barbara Bokanov Courtney, Reg. No. 42,442; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Robert Andrew Diehl, Reg. No. 40,992; Tarek N. Fahmi, Reg. No. 41,402; James Y. Go, Reg. No. 40,621; Richard Leon Gregory, Jr., Reg. No. 42,607; Dinu Gruia, Reg. No. P42,996; David R. Halvorson, Reg. No. 33,395; Thomas A. Hassing, Reg. No. 36,159; Phuong-Quan Hoang, Reg. No. 41,839; Willmore F. Holbrow III, Reg. No. P41,845; George W Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; Dag H. Johansen, Reg. No. 36,172; William W. Kidd, Reg. No. 31,772; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Darren J. Milliken, Reg. No. 42,004; Chun M. Ng, Reg. No. 36,878; Thinh V. Nguyen, Reg. No. 42,034; Kimberley G. Nobles, Reg. No. 38,255; Michael A. Proksch, Reg. No. 43,021; Babak Redjaian, Reg. No. 42,096; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Anand Sethuraman, Reg. No. P43,351; Charles E. Shemwell, Reg. No. 40,171; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; George G. C. Tseng, Reg. No. 41,355; Lester J. Vincent, Reg. No. 31,460; John Patrick Ward, Reg. No. 40,216; Stephen Warhola, Reg. No. 43,237; Charles T. J. Weigell, Reg. No. 43,398; Steven D. Yates, Reg. No. 42,242; Ben J. Yorks, Reg. No. 33,609; and Norman Zafman, Reg. No. 26,250; my attorneys, and James A. Henry, Reg. No. 41,064; Daniel E. Ovanezian, Reg. No. 41,236; Glenn E. Von Tersch, Reg. No. 41,364; and Chad R. Walsh, Reg. No. 43,235; my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and James R. Thein, Reg. No. 31,710, my patent attorney; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to Aloysius T.C. AuYeung, BLAKELY, SOKOLOFF, TAYLOR &
(Name of Attorney or Agent)
ZAFMAN LLP, 12400 Wilshire Boulevard 7th Floor, Los Angeles, California 90025 and direct
telephone calls to Aloysius T.C. AuYeung (503) 684-6200.
(Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all
statements made on information and belief are believed to be true; and further that these statements
were made with the knowledge that willful false statements and the like so made are punishable by
fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that
such willful false statements may jeopardize the validity of the application or any patent issued
thereon.

Full Name of Sole/First Inventor Francois Douezy

Inventor's Signature [Signature] Date 9/24/99

Residence 78300 Poissy (City, State) Citizenship France (Country)

Post Office Address 10 Bvd des loges
78300 Poissy

Full Name of Second/Joint Inventor Frederic Reblewski

Inventor's Signature [Signature] Date 9/24/99

Residence 75016 Paris, FRANCE (City, State) Citizenship France (Country)

Post Office Address 2 rue Antoine ROUCHER
75016 PARIS

Full Name of Third/Joint Inventor Jean Barbier

Inventor's Signature [Signature] Date 9/24/99

Residence 92320 Chailion FRANCE (City, State) Citizenship France (Country)

Post Office Address 43 rue GAY-LUSSAC
92320 CHATILLON